



Issue Date: Dec, 25 2007 Model No.: V460H1-L04

Approval

TFT LCD Approval Specification

MODEL NO.: V460H1 – L04

Customer:		
Approved by:		
Note:		

Approved By	TV Head Division
	LY Chen

Reviewed By	QRA Dept.	Product Development Div.		
	Tomy Chen	WT Lin		

Prepared By	LCD TV Marketing and Product Management Div.
гтератей бу	Denise Shieh Vicky Ke



Issue Date: Dec, 25 2007 Model No.: V460H1-L04

Approval

CONTENTS - REVISION HISTORY	3
1. GENERAL DESCRIPTION 1.1 OVERVIEW 1.2 FEATURES 1.3 APPLICATION 1.4 GENERAL SPECIFICATIONS 1.5 MECHANICAL SPECIFICATIONS	4
2. ABSOLUTE MAXIMUM RATINGS 2.1 ABSOLUTE RATINGS OF ENVIRONMENT 2.2 ELECTRICAL ABSOLUTE RATINGS 2.2.1 TFT LCD MODULE 2.2.2 BACKLIGHT INVERTER UNIT	5
3. ELECTRICAL CHARACTERISTICS 3.1 TFT LCD MODULE 3.2 BACKLIGHT UNIT 3.2.1 CCFL (Cold Cathode Fluorescent Lamp) CHARACTERISTIC 3.2.2 BALANCE BOARD CHARACTERISTICS	7 cs
4. BLOCK DIAGRAM 4.1 TFT LCD MODULE	12
5. V460H1-L04 LCD INPUT TERMINAL PIN ASSIGNMENT 5.1 TFT LCD MODULE 5.2 BACKLIGHT UNIT 5.3 BALANCE BOARD UNIT 5.4 BLOCK DIAGRAM OF INTERFACE 5.5 LVDS INTERFACE 5.6 COLOR DATA INPUT ASSIGNMENT	13
6. INTERFACE TIMING 6.1 INPUT SIGNAL TIMING SPECIFICATIONS 6.2 POWER ON/OFF SEQUENCE	21
7. OPTICAL CHARACTERISTICS 7.1 TEST CONDITIONS 7.2 OPTICAL SPECIFICATIONS	24
8. PRECAUTIONS 8.1 ASSEMBLY AND HANDLING PRECAUTIONS 8.2 SAFETY PRECAUTIONS	28
9. DEFINITION OF LABEL	29
10. PACKAGING	30
11. MECHANICAL CHARACTERISTICS	32



Approval

REVISION HISTORY

Version	Date	Page (New)	Section	Description
Ver.1.0	Dec,25 '07	All	All	Preliminary Specification was first issued.
			Q	



Issue Date: Dec, 25 2007 Model No.: V460H1-L04

Approval

1. GENERAL DESCRIPTION

1.1 OVERVIEW

V460H1-L04 is a 46" TFT Liquid Crystal Display module with 24-CCFL Backlight unit and 2ch-LVDS interface. This module supports 1920 x 1080 HDTV format and can display true 16.7M colors (8-bit/color). The inverter module for backlight is built-in.

1.2 FEATURES

- High brightness (530nits)
- High contrast ratio (1800:1)
- Fast response time (Gray to Gray average 6.5 ms)
- High color saturation (72% NTSC)
- Full HDTV (1920 x 1080 pixels) resolution, true HDTV format
- DE (Data Enable) only mode
- LVDS (Low Voltage Differential Signaling) interface
- Optimized response time for 50/60 Hz frame rate
- Ultra wide viewing angle: Super MVA technology

1.3 APPLICATION

- Standard Living Room TVs.
- Public Display Application.
- Home Theater Application.
- MFM Application.

1.4 GENERAL SPECIFICATIONS

Item	Unit	Note	
Active Area	1018.08(H) x 572.67(V) (46" diagonal)	mm	(1)
Bezel Opening Area	1024.4(H) x 578.6(V)	mm	(1)
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1920x R.G.B. x 1080	pixel	-
Pixel Pitch(Sub Pixel)	0.53025(H) x 0.17675(V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	16.7M	color	-
Display Operation Mode	Transmissive mode / Normally black	-	-
Surface Treatment	Anti-Glare coating (Haze 17%) Hardness (3H)	-	(2)

Note (1) Please refer to the attached drawings in chapter 9 for more information about the front and back outlines.

Note (2) The spec of the surface treatment is temporarily for this phase. CMO reserves the rights to change this feature.

1.5 MECHANICAL SPECIFICATIONS

Item		Min.	Тур.	Max.	Unit	Note
	Horizontal (H)	ı	1083	ı	mm	
Module Size	Vertical (V)	ı	627	ı	mm	(1), (2)
	Depth (D)	-	50.6	-	mm	
	Weight	-	15000	-	g	-

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Module Depth does not include connectors.



Issue Date: Dec, 25 2007 Model No.: V460H1-L04

Approval


2. ABSOLUTE MAXIMUM RATINGS

2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Cumbal	Va	lue	Unit	Note	
item	Symbol	Min.	Max.	Ullit	Note	
Storage Temperature	T _{ST}	-20	+60	°C	(1)	
Operating Ambient Temperature	T_OP	0	50	°C	(1), (2)	
Shock (Non-Operating)	X, Y axis	-	50	G	(3), (5)	
Shock (Non-Operating)	S_{NOP} Z axis	-	35	G	(3), (5)	
Vibration (Non-Operating)	V_{NOP}	-	1.0	G	(4), (5)	

Note (1) Temperature and relative humidity range is shown in the figure below.

- (a) 90 %RH Max. (Ta \leq 40 °C).
- (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
- (c) No condensation.
- Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in your product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in your product design.
- Note (3) 11 ms, half sine wave, 1 time for $\pm X$, $\pm Y$, and $\pm Z$.
- Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.
- Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture. The module would not be twisted or bent by the fixture.







Approval

2.2 ELECTRICAL ABSOLUTE RATINGS

2.2.1 TFT LCD MODULE

Item	Svmbol	Va	Value		Note	
	- Cymbol	Min.	Max.	0 1	110.0	
Power Supply Voltage	V_{CC}	-0.3	13.5	V	(1)	
Logic Input Voltage	V_{IN}	-0.3	3.6	V	(1)	

2.2.2 BACKLIGHT INVERTER UNIT

Item	Symbol	Va	lue	Unit	Note	
item	Syllibol	Min.	Max.	Offic	Note	
Lamp Voltage	V_W		3000	V _{RMS}		

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.





Approval


3. ELECTRICAL CHARACTERISTICS

3.1 TFT LCD MODULE (Ta = 25 ± 2 °C)

Parameter		Cymbol	Value			Unit	Note	
		Symbol	Min.	Тур.	Max.	Unit	Note	
Power Su	pply Voltage		V _{cc}	10.8	12	13.2	V	(1)
Power Su	pply Ripple Vo	Itage	V_{RP}	-	-	350	mV	
Rush Curr	rent		I _{RUSH}	-	-	5.0	Α	(2)
		White		-	1.6	2.3	Α	
Power Su	pply Current	Black	I _{CC}	-	0.7	-	Α	(3)
	Vertical Stripe		1	-	1.2	-	Α	
	Differential In	out High	V _{LVTH}	/ _{LVTH} -	-	+100	mV	
LVDS	Threshold Vol	tage						
Interface	Differential In	out Low	\/	-100			mV	
Threshold		tage	V_{LVTL}	-100	-	-	HIV	
	Common Input Voltage		V_{LVC}	1.125	1.25	1.375	V	
	Terminating Resistor		R_T	ı	100	-	ohm	
CMOS	Input High Threshold Voltage		V_{IH}	2.7	-	3.3	V	
interface	Input Low Thr	eshold Voltage	V _{IL}	0	-	0.7	V	

Note (1) The module should be always operated within the above ranges.

Note (2) Measurement condition:









Approval

Vcc rising time is 470us



Note (3) The specified power supply current is under the conditions at Vcc = 12V, Ta = 25 ± 2 °C, f_v = 60 Hz, whereas a power dissipation check pattern below is displayed.





Approval

3.2 BACKLIGHT UNIT

3.2.1 CCFL (Cold Cathode Fluorescent Lamp) CHARACTERISTICS (Ta = 25 ± 2 °C)

Daramatar	Cumbal		Value	Linit	Note		
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note	
Lamp Input Voltage	V_L	-	(1670)	-	V_{RMS}	-	
Lamp Current	ΙL	5.8	6.0	6.2	mA_{RMS}	(1)	
Lamp Turn On Voltage	Vs	ı	-	(2510)	V_{RMS}	(2), Ta = 0 °C	
Lamp rum On voltage		-	-	(2360)	V_{RMS}	(2), Ta = 25 °C	
Operating Frequency	F_L	40	-	80	KHz	(3)	
Lamp Life Time	L_BL	50,000	-	-	Hrs	(4)	

- Note (1) Lamp current is measured by utilizing AC current probe and its value is average by measuring master and slave board.:
- Note (2) The lamp starting voltage V_s should be applied to the lamp for more than 1 second after startup. Otherwise the lamp may not be turned on.
- Note (3) The lamp frequency may produce interference with horizontal synchronous frequency of the display input signals, and it may result in line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronous frequency and its harmonics as far as possible.
- Note (4) The life time of a lamp is defined as when the brightness is larger than 50% of its original value and the effective discharge length is longer than 80% of its original length (Effective discharge length is defined as an area that has equal to or more than 70% brightness compared to the brightness at the center point of lamp.) as the time in which it continues to operate under the condition at Ta = 25 ±2°C and I_L = 6.3 mArms.

3.2.2 BALANCE BOARD CHARACTERISTICS (Ta = 25 ± 2 °C)

Paran	Parameter		Value			Unit	Note
Faiai	netei	Symbol	Min.	Тур.	Max.	Offic	Note
Input High	n Voltage	V_{HV}	-	1590	-	V	(6)
Input C	Current	I _{BL(HV)}		300		mArms	No Dimming
Oscillating	Oscillating Frequency		45	48	51	kHz	
Individual La	mp Current	IL.	5.7	6.0	6.3	mA	H.V (5)
Lamp	High (LD)	LD	5			V	Normal Operation
Detection	Low (LD)	LD			1.5	V	Lamp Connector Open
Dimming frequency		F _B	135	150	165	Hz	
Minimum [Outy Ratio	D _{MIN}	-	15	-	%	

Note (5) Lamp current is measured master board by utilizing high frequency current meters as shown below:


Note (6) Input voltage Hv based on spec. +-7% tolerance.

Note (7) Asymmetric ratio must be from 90% to 110% (0.9<Ip/ $I_{rms@T/2X^{\sqrt{2}}}$ <1.1)






Approval





Issue Date: Dec, 25 2007 Model No.: V460H1-L04

Approval






Approval

4. BLOCK DIAGRAM OF INTERFACE

4.1 TFT LCD MODULE





Approval

5 .INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD Module

Pin	Name	Description	Note
1	VCC	+12V power supply	
2	VCC	+12V power supply	
3	VCC	+12V power supply	
4	VCC	+12V power supply	
5	VCC	+12V power supply	
6	GND	Ground	
7	GND	Ground	
8	GND	Ground	
9	GND	Ground	
10	ORX0-	Odd pixel Negative LVDS differential data input. Channel 0	
11	ORX0+	Odd pixel Positive LVDS differential data input. Channel 0	
12	ORX1-	Odd pixel Negative LVDS differential data input. Channel 1	
13	ORX1+	Odd pixel Positive LVDS differential data input. Channel 1	
14	ORX2-	Odd pixel Negative LVDS differential data input. Channel 2	
15	ORX2+	Odd pixel Positive LVDS differential data input. Channel 2	
16	GND	Ground	
17	OCLK-	Odd pixel Negative LVDS differential clock input.	
18	OCLK+	Odd pixel Positive LVDS differential clock input.	
19	GND	Ground	
20	ORX3-	Odd pixel Negative LVDS differential data input. Channel 3	
21	ORX3+	Odd pixel Positive LVDS differential data input. Channel 3	
22	N.C.	No Connection	(4)
23	N.C.	No Connection	(1)
24	GND	Ground	
25	ERX0-	Even pixel, Negative LVDS differential data input. Channel 0	
26	ERX0+	Even pixel, Positive LVDS differential data input. Channel 0	
27	ERX1-	Even pixel, Negative LVDS differential data input. Channel 1	
28	ERX1+	Even pixel, Positive LVDS differential data input. Channel 1	
29	ERX2-	Even pixel, Negative LVDS differential data input. Channel 2	
30	ERX2+	Even pixel, Positive LVDS differential data input. Channel 2	
31	GND	Ground	
32	ECLK-	Even pixel, Negative LVDS differential clock input	
33	ECLK+	Even pixel, Positive LVDS differential clock input.	
34	GND	Ground	
35	ERX3-	Even pixel, Negative LVDS differential data input. Channel 3	
36	ERX3+	Even pixel, Positive LVDS differential data input. Channel 3	
37	N.C.	No Connection	,
38	N.C.	No Connection	(1)
39	GND	Ground	
40	ODSEL	Overdrive Lookup Table Selection	(3)
41	N.C.	No Connection	(1)
42	N.C.	No Connection	(1)
43	N.C.	No Connection	\'/
44	N.C.	No Connection	(1)
45	SELLVDS	LVDS Data Format Selection	(2)
46	N.C.	No Connection	(4)
47	N.C.	No Connection	(1)
48	N.C.	No Connection	(1)
70	J14.O.	INO COMINECTION	

13

The information described in this technical specification is tentative and it is possible to be changed without prior notice. Please contact CMO 's representative while your product design is based on this specification.





Approval

49	N.C.	No Connection	
50	N.C.	No Connection	(1)
51	N.C.	No Connection	
		·	

Note (1) Reserved for internal use. Please leave it open.

Note (2) Low: JEIDA LVDS Format (default), High: VESA Format.

Note (3) Overdrive lookup table selection. The overdrive lookup table should be selected in accordance with the frame rate to optimize image quality.

ODSEL	Note
L	Lookup table was optimized for 60 Hz frame rate
Н	Lookup table was optimized for 50 Hz frame rate.

Note (4) Low = Open or Connect to GND, High = Connect to +3.3V





Approval


5.2 BACKLIGHT UNIT

The pin configuration for the housing and the leader wire is shown in the table below.

CN3-CN26: BDAMR-02VAS-3 (JST).

Pin	Name	Description	Wire Color		
1	HV	High Voltage	Pink		
2	HV	High Voltage	White		

Note (1) The backlight interface housing for high voltage side is a model BDAMR-02VAS-3, manufactured by JST. The mating header on inverter part number is SM02-BDAS-3-TB (LF)(JST)







Approval

5.3 BALANCE BOARD UNIT

CN127 (Header) (Master): 130001WR-02E (YEONHO)

Pin No.	Symbol	Description
1	HV+(-)	High Voltage Input A
2	HV+(-)	High Voltage Input B (It is reverse polarity to A)

CN227 (Header) (Slave): 130001WR-02E (YEONHO)

Pin No.	Symbol	Description	
1	HV-(+)	High Voltage Input A	
2	HV-(+)	High Voltage Input B (It is reverse polarity to A)	

CN101-CN112 (Header) (Master): SM02-BDAS-3-TB (LF)(JST)

Pin No.	Symbol	Description
1	HV+(-)	CCFL high voltage
2	HV+(-)	CCFL high voltage

CN201-CN212 (Header) (Slave): SM02-BDAS-3-TB (LF)(JST)

Pin No.	Symbol	Description	
1	HV-(+)	CCFL high voltage	
2	HV-(+)	CCFL high voltage	

CN125 (Header): KN30-7P-1.25H (Hirose).


Pin No.	Symbol	Description						
1	VCC	Power Supply for Protection Circuit						
2	FB	Lamp Current Detected Voltage						
3	FB	np Current Detected Voltage						
4	GND	nal Ground						
5	GND	nal Ground						
6	LD	CCFL Connector Open & Non-lighting signal						
7	LD	CCFL Connector Open & Non-lighting signal						





Approval

5.4 BLOCK DIAGRAM OF INTERFACE



<u> 17</u>





Approval

ER0~ER7: Even pixel R data
EG0~EG7: Even pixel G data
EB0~EB7: Even pixel B data
OR0~OR7: Odd pixel R data
OG0~OG7: Odd pixel G data
OB0~OB7: Odd pixel B data
DE: Data enable signal
DCLK: Data clock signal

Notes: (1) The system must have the transmitter to drive the module.

- (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.
- (3) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the second pixel is even pixel.





Approval

5.5 LVDS INTERFACE

	SIG	GNAL	TRANSMITTER THC63LVDM83A		INTERFACE CONNECTOR		RECEIVER THC63LVDF84A		TFT CONTROL INPUT	
	LVDS_SEL LVDS_SEL = =H L or OPEN		PIN	INPUT	Host	TFT-LCD	PIN	OUTPUT	LVDS_SEL =H	LVDS_SEL =
	R0	R2	51	TxIN0			27	Rx OUT0	R0	R2
	R1	R3	52	TxIN1			29	Rx OUT1	R1	R3
	R2	R4	54	TxIN2	TA OUT0+	Rx 0+	30	Rx OUT2	R2	R4
	R3	R5	55	TxIN3			32	Rx OUT3	R3	R5
	R4	R6	56	TxIN4			33	Rx OUT4	R4	R6
	R5	R7	3	TxIN6	TA OUT0-	Rx 0-	35	Rx OUT6	R5	R7
	G0	G2	4	TxIN7			37	Rx OUT7	G0	G2
	G1	G3	6	TxIN8			38	Rx OUT8	G1	G3
	G2	G4	7	TxIN9			39	Rx OUT9	G2	G4
	G3	G5	11	TxIN12	TA OUT1+	Rx 1+	43	Rx OUT12	G3	G5
	G4	G6	12	TxIN13			45	Rx OUT13	G4	G6
	G5	G7	14	TxIN14			46	Rx OUT14	G5	G7
	В0	B2	15	TxIN15	TA OUT1-	Rx 1-	47	Rx OUT15	В0	B2
	B1	В3	19	TxIN18			51	Rx OUT18	B1	В3
	B2	B4	20	TxIN19			53	Rx OUT19	B2	В4
O 41- : t	В3	B5	22	TxIN20			54	Rx OUT20	В3	B5
24bit	B4	B6	23	TxIN21	TA OUT2+	Rx 2+	55	Rx OUT21	B4	В6
	B5	B7	24	TxIN22			1	Rx OUT22	B5	В7
	DE	DE	30	TxIN26			6	Rx OUT26	DE	DE
	R6	R0	50	TxIN27	TA OUT2-	Rx 2-	7	Rx OUT27	R6	R0
	R7	R1	2	TxIN5			34	Rx OUT5	R7	R1
	G6	G0	8	TxIN10			41	Rx OUT10	G6	G0
	G7	G1	10	TxIN11			42	Rx OUT11	G7	G1
	B6	В0	16	TxIN16	TA OUT3+	Rx 3+	49	Rx OUT16	В6	В0
	В7	B1	18	TxIN17			50	Rx OUT17	В7	B1
	RSVD 1	RSVD 1	25	TxIN23			2	Rx OUT23	NC	NC
	RSVD 2	RSVD 2	27	TxIN24	TA OUT3-	Rx 3-	3	Rx OUT24	NC	NC
	RSVD 3	RSVD 3	28	TxIN25			5	Rx OUT25	NC	NC
	DO	CLK	31	TxCLK IN	TxCLK	RxCLK	26	RxCLK	D	CLK
					OUT+	IN+		OUT		
					TxCLK	RxCLK				
					OUT-	IN-				



Approval

R0~R7: Pixel R Data (7; MSB, 0; LSB) G0~G7: Pixel G Data (7; MSB, 0; LSB) B0~B7: Pixel B Data (7; MSB, 0; LSB)

DE : Data enable signal DCLK: Data clock signal

Notes: (1)_RSVD_(reserved) pins on the transmitter shall be "H" or "L".

5.6 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of the color versus data input.

COIOI V	ersus data iriput.																								
			Data Signal																						
Color		Red				Green					Blue														
	I	R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	В6	B5	B4		B2	B1	B0
Basic Colors	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red (2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	·			:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	: D1 (050)	:	;	;	:			:	:	:	:	:	:	:	:	:	: (:	:	:	:	:	:	:	:
Red	Red (253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
Gray	Green (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
Scale				1:			:	:			:	1	:		:			:	:	:	:	:	:		:
Of	Green (253)	0	0	0	0		:		0	1	1		1				•		0	:			0		:
Green	Green (253)	0	0	0	0	0	0	0	0			1	1	1	1	0 1	1	0		0	0	0		0	0
	Green (255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0 1	0	0	0	0	0	0	0	0
	Blue (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	-
		.	.																	:					0
Scale	:	:	:	:	:		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:		:		:
Of	Blue (253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
Blue	Blue (254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1		1	1	1	0
	Blue (255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		1			1		1	1
i	Dide (200)	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U							I	

0: Low Level Voltage, 1: High Level Voltage Note (1)



Approval

6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS


The input signal timing specifications are shown as the following table and timing diagram.


Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
	Frequency	1/Tc	(60)	74	(80)	MHz	-
LVDS Receiver Clock	Input cycle to cycle jitter	Trcl	-	-	200	ps	-
LVDS Receiver Data	Setup Time	Tlvsu	600	i	-	ps	-
LVDS Receiver Data	Hold Time	Tlvhd	600	-	-	ps	-
	Frame Rate	Fr5	47	50	53	Hz	(1)
	Frame Rate	Fr6	57	60	63	Hz	(1)
Vertical Active Display Term	Total	Tv	1115	1125	1135	Th	Tv=Tvd+Tvb
	Display	Tvd	1080	1080	1080	Th	_
	Blank	Tvb	35	45	55	Th	-
	Total	Th	1050	1100	1150	Tc	Th=Thd+Thb
Horizontal Active Display Term	Display	Thd	960	960	960	Tc	-
	Blank	Thb	90	140	190	Tc	-

Note (1) (ODSEL) = (H), (L). Please refer to 5.1 for detail information.

Note (2) Since the module is operated in DE only mode, Hsync and Vsync input signals should be set to low logic level. Otherwise, this module would operate abnormally.

INPUT SIGNAL TIMING DIAGRAM










Approval

LVDS INPUT INTERFACE TIMING DIAGRAM






Issue Date: Dec, 25 2007 Model No.: V460H1-L04 Approval

6.2 POWER ON/OFF SEQUENCE

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should follow the diagram below.



Power ON/OFF Sequence

Note.

- (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
- (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
- (3) In case of VCC is in off level, please keep the level of input signals on the low or high impedance.
- (4) T4 should be measured after the module has been fully discharged between power off and on period.
- (5) Interface signal shall not be kept at high impedance when the power is on.





Approval

7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item	Symbol	Value	Unit			
Ambient Temperature	Ta	25±2	°C			
Ambient Humidity	На	50±10	%RH			
Supply Voltage	V_{CC}	12V	V			
Input Signal	According to typical va	alue in "3. ELECTRICAL (CHARACTERISTICS"			
Lamp Current	Ι _L	6.0±0.2	mA			
Oscillating Frequency (Inverter)	F _W	44±3	KHz			
Vertical Frame Rate	Fr	60	Hz			

7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in Note (6).


Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Note	
Contrast Ratio		CR		1400	1800	-	-	Note (2)	
Response Tim	e	Gray to gray		-	6.5	12	ms	Note (3)	
Center Luminance of White		Lc		500	530 -		cd/ m ²	Note (4)	
White Variation	า	δW		-	- 1.3		-	Note (7)	
Cross Talk		CT	$\theta_x=0^\circ$, $\theta_Y=0^\circ$	-	-	4	%	Note (5)	
	Dod	Rx	Viewing angle at		0.648		-	·	
	Red	Ry	normal direction		0.334	Typ.+ 0.03	-		
	Green	Gx			0.268		-	Note (6)	
Color		Gy		Тур	0.608		-		
Chromaticity	Blue	Bx		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	0.150		-		
Officialities	Dide	Ву							
	White	Wx Wy					-		
					0.290		-		
	Color Gamut			72	75	-	%	NTSC	
Viewing	Horizontal	θ_x +		80	88	-		Note (1)	
	Honzontai	θ_{x} -	00.00	80	88	-	Dog		
Angle	Vortical	θ _Y +	UR∠ZU	80	88	-	Deg.	Note (1)	
	Vertical	θ _Y -		80	88	-			



Issue Date: Dec, 25 2007 Model No.: V460H1-L04 Approval

Note (1) Definition of Viewing Angle (θx , θy):

Viewing angles are measured by Eldim EZ-Contrast 160R



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.


Contrast Ratio (CR) = L255 / L0

L255: Luminance of gray level 255

L 0: Luminance of gray level 0

CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (7)

Note (3) Definition of Gray to Gray Switching Time:



The driving signal means the signal of gray level 0, 63, 127, 191, and 255.

Gray to gray average time means the average switching time of gray level 0,63,127,191,255 to each other.





Issue Date: Dec, 25 2007 Model No.: V460H1-L04 Approval

Note (4) Definition of Luminance of White (L_C):

Measure the luminance of gray level 255 at center point.

L_C = L (5), where L (x) is corresponding to the luminance of the point X at the figure in Note (7).


Note (5) Definition of Cross Talk (CT):

$$CT = | Y_B - Y_A | / Y_A \times 100 (\%)$$

Where:


Y_A = Luminance of measured location without gray level 0 pattern (cd/m²)

Y_B = Luminance of measured location with gray level 0 pattern (cd/m²)



Note (6) Measurement Setup:

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting backlight for 1 hour in a windless room.






Issue Date: Dec, 25 2007 Model No.: V460H1-L04 Approval

Note (7) Definition of White Variation (δW):

Measure the luminance of gray level 255 at 5 points

 $\delta W = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]$







Issue Date: Dec, 25 2007 Model No.: V460H1-L04 **Approva**l

8. PRECAUTIONS

8.1 ASSEMBLY AND HANDLING PRECAUTIONS

- (1) Do not apply rough force such as bending or twisting to the module during assembly.
- (2) It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- (3) Do not apply pressure or impulse to the module to prevent the damage of LCD panel and Backlight.
- (4) Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- (5) Do not plug in or pull out the I/F connector while the module is in operation.
- (6) Do not disassemble the module.
- (7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- (8) Moisture can easily penetrate into LCD module and may cause the damage during operation.
- (9) High temperature or humidity may deteriorate the performance of LCD module. Please store LCD modules in the specified storage conditions.
- (10) When ambient temperature is lower than 10°C, the display quality might be reduced. For example, the response time will become slow, and the starting voltage of CCFL will be higher than that of room temperature.

8.2 SAFETY PRECAUTIONS

- (1) The startup voltage of a Backlight is approximately 1000 Volts. It may cause an electrical shock while assembling with the inverter. Do not disassemble the module or insert anything into the Backlight unit.
- (2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (3) After the module's end of life, it is not harmful in case of normal operation and storage.




Issue Date: Dec, 25 2007 Model No.: V460H1-L04 Approval

9. DEFINITION OF LABELS


9.1 CMO MODULE LABEL


The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



(a) Model Name: V460H1-L04

(b) Revision: Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc.





Serial ID includes the information as below:

(a) Manufactured Date: Year: 0~9, for 2000~2009

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I,O, and U.

(b) Revision Code: Cover all the change

(c) Serial No.: Manufacturing sequence of product

(d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.

29



Approval

10. PACKAGING

10.1 PACKING SPECIFICATIONS

(1) 3 LCD TV modules / 1 Box

(2) Box dimensions: 1190(L)x280(W)x720(H)mm

(3) Weight: approximately 50Kg (3 modules per box)

10.2 PACKING METHOD

Figures 10-1 and 10-2 are the packing method





Figure.10-1 packing method



Issue Date: Dec, 25 2007 Model No.: V460H1-L04 Approval

Air Transportation & Sea / Land Transportation (40ft Container)



Sea / Land Transportation (40ft HQ Container)




Figure.10-2 packing method


31





Approval


11. MECHANICAL CHARACTERISTIC







Approval







Approval

